Verilog Phase Locked Loop Simulation
$10-30 USD
Pagato alla consegna
Verilog Phase Locked Loop Simulation
Rif. progetto: #18329249
Info sul progetto
Assegnato a:
I have 10 years of experiences in design and verify using Verilog and SystemVerilog HDL. I have experience of using tools such as VCS (Synopsys), Vivado (Xilinx), Quartus II (Altera), kits such as DE1, DE2 (Altera), Vi Altro
3 freelance hanno fatto un'offerta media di $23 per questo lavoro
Dear sir I have more than 10 years experience in digital design using verilog please check my profile also please message me so that we can discuss
